CourseDelta for Yorku

Suggest an Edit for GS/EECS 6606 (3.00)

GS/EECS 6606 (3.00)
Low Power ASIC Design
Description
This course introduces several important concepts and techniques in low power ASIC design. It covers VSLI design methodology, ASIC design flow, low power digital circuit design principles, timing closure in ASIC, power analysis, and power optimization. Student will have the opportunities to perform circuit design tasks using the state-of-the-art EDA tools. The concepts are enhanced through readings and projects.

Tips: you can drag and drop the boxes to clone them to different sections or groups within a prerequisite equation.
Prerequisite Equation
Edit the prerequisite equation to this course:
note: adding data in this section will override data in the Prerequisite List.
+ add prereq equation
Prerequisite List (Overridden by Prerequisite Equation)
Edit the list of prerequisites to this course:
note: data in this section will be override by the Prerequisite Equation if it exists.
+ add new course
Exclusion List
Edit the list of course cerdit exclusions to this course:
+ add new course
Your name (optional):

Any additional comment (optional):




Project of SSADC @ York
Made by PresidentKevvol/@Deep fried pancakes et. al.
To report a problem/mistake, email to ssadc.atyork@gmail.com
© 2021 - 2024